OLevy1Occasional Contributor7 years agoregarding errata FB477237 - was this problem solved? https://www.intel.com/content/altera-www/global/en_us/index/support/support-resources/knowledge-base/ip/2017/why-are-addresses-greater-than-32-bits-truncated-to-32-bits-on-m.html
1 ReplyReplies sorted by Most LikedSengKok_L_IntelRegular Contributor7 years agoHi, Yes, the BAR addresses greater than 32 bits problem has been resolved in Quartus version v18.0. Regards -SK Lim
SengKok_L_IntelRegular Contributor7 years agoHi, Yes, the BAR addresses greater than 32 bits problem has been resolved in Quartus version v18.0. Regards -SK Lim
Recent DiscussionsWhy does Fitter show "Dedicated Pin" as "Reference Clock Source by" for downstream PLL in cascade?SolvedTeransceiver & FPGAAgilex‑7 F‑Tile Dynamic Reconfiguration Conflict Between HDMI and SDI RXJESD204B Multi-Link Implementation with AD9695 ADCs Having Different Lane Counts (L=4 and L=2)Cascaded Avalon Stream Multiplexer in Platform Design does not forward valid data packets