Forum Discussion
Quartus MSGDMA core Empty bits when used from Avalon ST to Memory Mapped transfer
- 2 years ago
Hi,
If using the Packet Support Enable feature, Empty bits signal will be available. With this feature enabled, actual bytes (no additional bytes) will be transferred for the transaction. So I would say that DMA will just write the relevant bytes to memory as mentioned before.
Thanks,
Sheng
Hi,
Which exact settings are you referring to?:
https://www.intel.com/content/www/us/en/docs/programmable/683130/23-3/parameters-13423.html
Set DMA mode to Streaming to Memory mapped
Set to '32 bit data width'
Set 'Packet Support Enable'
This will create two Empty bit signals for the Avalon-ST bus which show which of the 4 bytes on the ST side carry valid data.
I want to know what the Memory mapped side does when it sees any of these Empty bits set.
Will it use the Byte enable signals to write only the relevant bytes or does it ignore Empty bit setting?