Forum Discussion
SengKok_L_Intel
Regular Contributor
5 years agoHi,
I don't see this timing violation when I compile the Strativ IV PCIe IP in v18.1. If more help is needed, you may attach a simple design that can replicate this violation here, so that I can look into it.
Regards -SK