PWydeNew Contributor7 years agoQuartus 18.1 2-PORT RAM MegaWizard bug Quartus 18.1 Lite bug. Create a Cyclone V project, open the MegaWizard for RAM 2-PORT, select M10K, true dual-port, set q_a width to 20 bits, check "Create byte enable for port A". The possibilities ...Show More
PWydeNew Contributor7 years agoHi Anand,this was my first post to this forum and I didn't know I can post images. So here is what I do, step by step:
Recent DiscussionsConstraints not being picked for DCFIFOCyclone 10 GX IBIS-AMI modelsF-Tile Ethernet Hard IP (100G)Cyclone® 10 GX Avalon®-ST Interface for PCI Express example SimulationAgilex-7 AXI MCDMA for PCIe hang