Q20.2: Critical Warning (19166): For IOPLL feedback delay chain setting was reduced from "X" to "0"

One way is to reduce the fanout of the PLL output clock.

This thread will be transitioned to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you