Nathan_R_IntelContributor7 years agoHie, Does the problem still exist? This is not a known issue. If problem still exist, then could you load your Quartus design for me to check the design connection? Regards, Nathan
Recent DiscussionsAgilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wantedConnecting Intel Agilex FPGA to DE1-SoC via HubAgilex 7 I Series Development Kit: External hardware access error when programmingF-Tile xcvr placement on DK-DEV-AGF023FAMAX10 TSE reference design