Forum Discussion

New Contributor

4 years ago

Problem in download bitstream on Stratix 10 MX board

Hi, I am trying to work with the following design example. https://fpgacloud.intel.com/devstore/platform/18.1.0/Pro/pci-express-gen3-x16-avmm-dma-with-hbm2-memory-reference-design/ I am ab...

JohnT_Altera

Regular Contributor

4 years ago

Hi,

May I know if your refclk is stable for the HBM2 and PCIe interface? You may refer to https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/stratix-10/ug-s10-config.pdf Table 53 on the debug checklist for the configuration issue.

Forum Discussion

Problem in download bitstream on Stratix 10 MX board

Recent Discussions

PCIe Enumeration Failure for CXL IP

Can't generate F-Tile Ethernet Hard IP Design Example

Agilex 7 slew rate reconfiguration

Constraints not being picked for DCFIFO

Cyclone 10 GX IBIS-AMI models