VN0001New Contributor7 years agoPLL Reconfiguration IP in Arria 10 Avalon Mapping We are using Arria 10 Soc in our design. In that PLL Reconfig IP is used to dynamically changing the PLL outclock and Phase shift. So we implemented and connected the Avalon slave bus to The HPS ligh...Show MorePll Connection qsys.png46 KBaddresmap in header file from HPS.png31 KB
Rahul_S_Intel1Frequent Contributor6 years agoKindly provide the procedure, how you read and write in the IP, is it through system console or through image or doing any partial reconfiguration
Recent DiscussionsAgilex 7 slew rate reconfigurationConstraints not being picked for DCFIFOCyclone 10 GX IBIS-AMI modelsF-Tile Ethernet Hard IP (100G)Cyclone® 10 GX Avalon®-ST Interface for PCI Express example Simulation