Phase relationships for External PLL signals with the LVDS SERDES Receiver IP core

Hello, I am using the LVDS SERDES Receiver IP core on a Cyclone V. I'm using an external PLL and am trying to understand how to adjust the phase relationships for clock and data inputs that are not...