PCIE for Arria 10 GX dev kit

Question

I created a PCIE Gen3 x8 AVLMM design for Arria 10 GX dev kit. I am facing problem to assign the pin location assignment for the TX and RX pin. Do you have the TX/RX pin location assignment for the dev kit? TQ

boont_intel · Answer

Hi Sir,There are fews PCIe designs targeting the A10 GX Dev kit from design store.https://fpgacloud.intel.com/devstore/platform/?acds_version=any&amp;ip_core=PCIExpress&amp;family=arria-10&amp;board=14

Forum Discussion

PCIE for Arria 10 GX dev kit

1 Reply

Recent Discussions

F-Tile xcvr placement on DK-DEV-AGF023FA

MAX10 TSE reference design

Cyclone-V SCFIFO with M10K/MLAB memory - adding ECC

Constraints not being picked for DCFIFO

Cyclone 10 GX IBIS-AMI models