Gyud0Occasional Contributor6 years agoParallel Flash Loader IP - mapping ports problem hey, I was creating the Parallel Flash Loader IP by Quartus MegaFunction. I integrated this IP in the Top design file( add the IP's ports, declare the IP, mapping the IP to the Top's port). Then I ...Show More
NurAiman_M_IntelSuper Contributor6 years agoHi,By active parallel, do you mean Active Serial?Regards,Aiman
Recent DiscussionsCascaded Avalon Stream Multiplexer in Platform Design does not forward valid data packetsCyclone V CAN triple samplingSolvedR_Tile PCIEAgilex 7 I F-Tile Direct PHY: example TB doesn't workSolvedWhy the Error Response Slave IP cannot work for Agilex 5 SOC FPGA?