Forum Discussion
AMoha31
New Contributor
New ContributorNot able to generate HDL because of tight clock constraints -Altera DSP builder
I am trying to develop a Simulink model of electric machine with DSP builder advanced blockset. This model will be later used to generate HDL code and loaded into Vector VT System FPGA (Altera Cyclen...
AMoha31New Contributor
New ContributorHi KYeoh,
I tried to reduce the clock speed but it gives the same error.
Once I reduce the clock speed below 20 MHz it gives different error - Failure to redistribute delay in [IM_Test_User_FPGA] - negative cycle.
Thank You
