Forum Discussion

Robert_H_Intel's avatar
Robert_H_Intel
Icon for New Contributor rankNew Contributor
6 years ago

Module dependency loop warning???

Just for background, I have a subsystem (let's call it subsys.qsys) which contains my HPS block and some peripherals, one of them being a clock_bridge component. This bridge brings the mm_bridge_0_...