ymilerContributor4 years agoLVDS SERDES IP Hi I use 2 LVDS SERDES IP in my project (TX & RX) According to your datasheet : https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/stratix-10/ug-s10-lvds.pdf page 39 -...Show More
Recent DiscussionsAgilex‑7 F‑Tile Dynamic Reconfiguration Conflict Between HDMI and SDI RXPCIe Gen6 Layout GuidelinesHow to handle tx_st_ready for Cyclone V PCIeStratix 10 fPLL is cascade source mode doesn't lockmipi csi2 tx, upper limit of video width