ZaidSahawnehNew Contributor1 year agoLow Latency 10 G Ethernet on Stratix 10 SX dev kit Hello, I am trying to run the 10G LL Ethernet example design on a Stratix 10 SX dev kit board. The protocol is out of reset. Signal Tap reports the tx and rx paths to be ready. I am tryi...Show Moreresults.txt4 KB
paveetirrasrie_AlteraFrequent Contributor1 year agoHi,Good day to you.Is there any update from previous reply?Regards,Pavee
Recent DiscussionsCyclone® 10 GX Avalon®-ST Interface for PCI Express example SimulationAgilex-7 AXI MCDMA for PCIe hangCan't generate F-Tile Ethernet Hard IP Design ExampleAvalon-MM Cyclone V Hard IP for PCI Express Intel FPGA IP Soft Reset and Hard ResetSolvedAgilex 7 slew rate reconfiguration