Forum Discussion

JFK's avatar
JFK
Icon for New Contributor rankNew Contributor
4 years ago

Low Frequency Phase Lock Loop

Could anyone use a Low Frequency Multiplying Phase Locked Loop IP designed for use in FPGA and CPLDs with these specs: 1. Instant lock 2. Small foot print 3. 2ns lock to leading edge 4. 1...
Ash_R_Altera's avatar
Ash_R_Altera
Icon for Regular Contributor rankRegular Contributor
4 years ago

This thread will be transitioned to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you