Linux Driver Availability for Arria 10 GX kit - PCIe Example design

Question

Hi,I am looking into PCIe Gen3 Example design for Arria 10 GX kithttps://www.intel.com/content/www/us/en/programmable/documentation/xtq1467072880606.htmlIn the above link, it is mentioned that the example design can be tested with Windows PC. I want to evaluate the design in Linux PC and then start the development (with PCIe Gen3 controller) with Linux PC itself. So, I want to know whether Linux drivers are available for PCIe Gen3 controllers targeted to  Arri 10 GX devices?With Regards,HPB

rahul_s_intel1 · Answer

Hi , Kindly allow me some time to look on the issue.

rahul_s_intel1 · Answer

Hi , I am kindly requesting to use the below app note for your reference. It have linux drivers https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/an/an690.pdf

hbhat2 · Answer

Hi @RahulS_Intel​ ,Thanks.. I have gone through an690 and in page 11 it is mentioned different example design for different device families. But If I click to open the example design link, page is navigating to Intel forum (programmable device) page.  Can you please provide the exact link where I can download the  PCIe Gen3  example design for Arria 10 GX kit with Linux driver?With Regards,HPB

rahul_s_intel1 · Answer

Hi ,

Apology for the inconvenience caused by you , I search the web and found the below link

https://fpgacloud.intel.com/devstore/platform/18.0.0/Pro/arria-10-pcie-gen3-x8-dma/?wapkw=pcie%20gen3%20driver%20for%20arria%2010

The reference design includes Linux software drivers that set up the DMA transfer. You can also use the software driver to measure and display the performance achieved for the transfers

rahul_s_intel1 · Answer

Hi , Let me know if you need further assistance.

Forum Discussion

Linux Driver Availability for Arria 10 GX kit - PCIe Example design

5 Replies

Recent Discussions

MAX10 TSE reference design

Cyclone-V SCFIFO with M10K/MLAB memory - adding ECC

Agilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wanted

Agilex 7 slew rate reconfiguration

Agilex-7 AXI MCDMA for PCIe hang