JESD204B RX PCFIFO Full / TX PCFIFO Empty

I'm currently trying to implement a loop back test using the JESD204B IP Core on an Arria 10 module. The core is configured to run with a reference clock of 100 MHz and a data rate of 6000 Mbps. I p...