JESD204b -- How Many Device Clocks

I am specifying an FPGA module that implements an JESD204b interface with an Arria 10 device. I have 4 each ADC devices that have 2 serial data lanes each (16 lanes total). The transceiver blocks ...