dsun01Contributor4 years agoJesd204_rx_int assertion trouble shoot Dear Support/Expert, I have a module that instantiated 4X 4 lane phy modules and 2X 8 lane base modules. The i0_Jesd204B_mc_rx is one of the 8lane base module. After the sysref and dev_sync_n. The ...Show More
dsun01Contributor4 years agothis document may provide a better resolution image of the waveform Thank you
Recent DiscussionsAgilex‑7 F‑Tile Dynamic Reconfiguration Conflict Between HDMI and SDI RXPCIe Gen6 Layout GuidelinesHow to handle tx_st_ready for Cyclone V PCIeStratix 10 fPLL is cascade source mode doesn't lockmipi csi2 tx, upper limit of video width