dsun01Contributor4 years agoJesd204_rx_int assertion trouble shoot Dear Support/Expert, I have a module that instantiated 4X 4 lane phy modules and 2X 8 lane base modules. The i0_Jesd204B_mc_rx is one of the 8lane base module. After the sysref and dev_sync_n. The ...Show More
dsun01Contributor4 years agothis document may provide a better resolution image of the waveform Thank youtrouble shoot the jesd204_rx_int assertion.pdf648 KB
Recent DiscussionsSerialLite II license for Arria10 FPGAAgilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wantedCORDIC ATan2 Failed to GenerateConfigurable transceiver enableSolvedWhere is High Speed Transceiver Demo Design in FPGA Wiki ?