Forum Discussion
SSmit7
New Contributor
New ContributorIs the channel indicator byte (0x7C) in the SPI IP Core guaranteed?
I have implemented the SPI to Avalon-MM IP core in my MAX10 design. While running stress tests on the data transfer between a processor and the MAX10, there is a very rare situation where the channel...
SSmit7New Contributor
New ContributorThe SPI IP is Intel Quartus IP Core included with Quartus Prime 17.1.0 (subscription edition). It is a subsystem in the Qsys System Designer. The IP Core's name is SPI Slave to Avalon Master Bridge.
