Forum Discussion

SSmit7's avatar
SSmit7
Icon for New Contributor rankNew Contributor
6 years ago

Is the channel indicator byte (0x7C) in the SPI IP Core guaranteed?

I have implemented the SPI to Avalon-MM IP core in my MAX10 design. While running stress tests on the data transfer between a processor and the MAX10, there is a very rare situation where the channel...
SSmit7's avatar
SSmit7
Icon for New Contributor rankNew Contributor
6 years ago

The SPI IP is Intel Quartus IP Core included with Quartus Prime 17.1.0 (subscription edition). It is a subsystem in the Qsys System Designer. The IP Core's name is SPI Slave to Avalon Master Bridge.