mnazemiNew Contributor6 years agoIs it possible to skip the generation of cosimulation support in the Intel HLS Compiler? I was wondering if it is possible to only generate Verilog files.
Recent DiscussionsCascaded Avalon Stream Multiplexer in Platform Design does not forward valid data packetsCyclone V CAN triple samplingSolvedR_Tile PCIEAgilex 7 I F-Tile Direct PHY: example TB doesn't workSolvedWhy the Error Response Slave IP cannot work for Agilex 5 SOC FPGA?