Forum Discussion

New Contributor

7 years ago

Is a multiport TSE MAC with 2PHY's and 1 MDIO interface possible?

Hi, I am having trouble connecting two phy's (88E1111) from the MAX 10 development kit to two TSE MAC's. The board has two PHY chips but, both of them are connected on the same MDIO and MDC pin. As ...

Deshi_Intel

Regular Contributor

7 years ago

Hi MDehp,

Intel FPGA TSE IP can use one MAC to control 2 PHY with same MIDO interface.

You can refer to TSE IP user guide doc page 78 (table 34) for the configuration register detail.

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_ethernet.pdf

Thanks.

Regards,

dlim

Forum Discussion

Is a multiport TSE MAC with 2PHY's and 1 MDIO interface possible?

Recent Discussions

Can't generate F-Tile Ethernet Hard IP Design Example

MAX10 TSE reference design

Accessing registers in the PCIE IP beyond MCDMA using system console

Constraints not being picked for DCFIFO

Cyclone IV GX project failed migration from 20.1 to 23.1std