Forum Discussion

Occasional Contributor

6 years ago

Solved

IP Cores required for generating programming file for PAC with Arria 10 GX FPGA

I'm trying to synthesize my design for a PAC with Arria 10 GX FPGA. It seems the synthesis finishes fine, but the programming file isn't generated due to errors regarding expired IP licenses for the ...

Lawrence_L_Intel
5 years ago
http://download.altera.com/akdlm/software/dcp/1.2prv/a10_gx_pac_ias_1_2_pv_update1.tar.gz
Add this patch. Thanks

Lawrence_L_Intel

Occasional Contributor

5 years ago

http://download.altera.com/akdlm/software/dcp/1.2prv/a10_gx_pac_ias_1_2_pv_update1.tar.gz

Add this patch. Thanks

RBash
Occasional Contributor
5 years ago
Thank you, I installed it and the problem was solved.

Forum Discussion

IP Cores required for generating programming file for PAC with Arria 10 GX FPGA

Recent Discussions

Agilex 7 slew rate reconfiguration

Agilex-7 AXI MCDMA for PCIe hang

Constraints not being picked for DCFIFO

Can't generate F-Tile Ethernet Hard IP Design Example

MAX10 TSE reference design