Forum Discussion

AKhel1's avatar
AKhel1
Icon for New Contributor rankNew Contributor
5 years ago

Implementation of a PCIe root port on stratix 10 MX devkit.

Hello, I am implementing a PCIe root port on a Stratix 10 MX FPGA development kit using ST-Avalon IP and I face several Issues doing that. Do you have an example design for the root-port? I alread...
SengKok_L_Intel's avatar
SengKok_L_Intel
Icon for Regular Contributor rankRegular Contributor
5 years ago

Hi,

This is to let you know that I don't aware there is a demo/full design of PCIe Root Port on S10 MX FPGA dev Kit. For high-level interface design, you can generate it from the IP GUI (configure in the Example design tap, and then click generate example design).

Regards -SK