SYou1New Contributor6 years agoImage compress Does INTEL FPGA have image compress IP or reference design except H.264？Thanks
Recent DiscussionsMAX10 TSE reference designCyclone-V SCFIFO with M10K/MLAB memory - adding ECCConstraints not being picked for DCFIFOCyclone 10 GX IBIS-AMI modelsAgilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wanted
New ContributorNew ContributorNew Contributor
Regular Contributor
