I used Intel SERDES IP for my design on the Arial 10 SoC devlp kit, configured to loop back mode (64 bits output => SERDES => Serial data => SERDES => 64 bits input). It showed a lot of bit flips in the 64 bits input. Do you have any ideas? Thanks