Altera_Forum
Honored Contributor
Honored ContributorHPC II RTL simulation
I have used the Quartus 2 in order to create the DDR3 HPC files (including the example testbench).
How can I simulate the verilog files (using NC) ?Forum Discussion
No RepliesBe the first to reply
