Forum Discussion
BXia
Occasional Contributor
Occasional ContributorHow to set the LVDS SERDES intel FPGA IP for receiving mini-LVDS signal
Hi,
I'm using the LVDS SERDES intel FPGA IP to receive Mini-LVDS signal, I need to receive 2 data by a clock, however, the minimum SERDES factor is 3, so how to set the IP, or anything else I need ...
YuanLi_S_Intel
Regular Contributor
Regular ContributorHi, it would be better if you could choose mini-LVDS IO standard in FPGA to interface with mini-LVDS input.
