Forum Discussion

AAmor's avatar
AAmor
Icon for New Contributor rankNew Contributor
7 years ago

How to reduce EMIF_USR_CLK frequêncy?

Hi there, folks I am currently designing an FPGA-based co-processor with a general architecture as illustrated by the attached figure. The project is built on top of Intel's PCIE Gen3 x8 DMA re...