Zhilang_X_IntelNew Contributor7 years agoHow to map the "DRDout" to GPIO of ufm in MAX VI want to map the data register to GPIO so I could control the value of GPIO via ufm's i2c interface, I want to know if it is right as below:image.png20 KB42231image.png10 KB42232image.png12 KB
Recent DiscussionsAbout Design Limitations and Known IssuesAbout Dual Simplex for Agilex 3Where is High Speed Transceiver Demo Design in FPGA Wiki ?Can't find Agilex 7 M I/O PLL Reconfiguration Design ExampleEnabling DFE Adaptation on Cyclone 10 GX