Forum Discussion

MS's avatar
MS
Icon for New Contributor rankNew Contributor
7 years ago

How do I configure an I/O BAR in Cyclone IV GX PCIe core?

I'm using a Cyclone IV GX FPGA and take advantage of the contained PCIe hard IP. In order to get around a cache issue, I would like to configure an I/O BAR instead of a memory BAR. However, I cannot ...
MS's avatar
MS
Icon for New Contributor rankNew Contributor
7 years ago
Hi Nathan, Thanks for your answer. Reading the indicated section (p 37/370) I learned that I need to distinguish between IP generated by QSYS vs the IP Compiler. In the later one I/O BARs are accessible when choosing a legacy endpoint implementation instead of the native one. Best wishes, MS