sm0001New Contributor7 years agohi, currently iam using altera prime 18.0 version tool. and iam having ad9361 rf . it is available cyclone v device. i created rf design . my doubt is how to create custom ip at qsys and how to interconnect rf to my custom ip give some steps.
1 ReplyReplies sorted by Most LikedCalvinJoaz_P_IntelContributor7 years agoHi Saravanan, Good day. Kindly refer link below. https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/qts/qsys_intro.pdf Hope it might be helpful for you. Thank you.
CalvinJoaz_P_IntelContributor7 years agoHi Saravanan, Good day. Kindly refer link below. https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/qts/qsys_intro.pdf Hope it might be helpful for you. Thank you.
Recent DiscussionsWhy the Error Response Slave IP cannot work for Agilex 5 SOC FPGA?Agilex 7 I F-Tile Direct PHY: example TB doesn't workAbout the System PLL in Agilex 5Agilex 7 F-Tile 200G hard IP de-feature clarificationAgilex7 F-TILE ethernet hard IP 200GSolved