Forum Discussion

PVanL's avatar
PVanL
Icon for Occasional Contributor rankOccasional Contributor
5 years ago

Generation of PCI Express Avalon ST Example

I generate the PCIe ST example as described in ug_dex_pcie_avst_19_1_1. I have Quartus Pro 18.0. I selected the Cyclone10GX version: 10CX220YF780E5G, as that is the version on the development board. ...
SengKok_L_Intel's avatar
SengKok_L_Intel
Icon for Regular Contributor rankRegular Contributor
5 years ago

Hi,

The PCIe IP did not have the board selection of Cyclone 10 FPGA board, however, you can refer to the AN 855 to get the example design.

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/an/an855.pdf

Below is the description from the user guide about the Standalone vs System environment:

The Standalone environment refers to the IP being in a standalone state where all its interfaces are exported. • The System environment refers to the IP being instantiated in a Platform Designer system.

Regards -SK

SengKok_L_Intel's avatar
SengKok_L_Intel
Icon for Regular Contributor rankRegular Contributor
5 years ago

If further support is needed in this thread, please post a response within 15 days. After 15 days, this thread will be transitioned to community support. The community users will be able to help you with your follow-up questions.