RtempleNew Contributor6 years agoFFT IP core sink_ready never gets asserted I'm attempting to simulate the FFT IIP core, using buffered burst mode. However, sink_ready never gets asserted I would expect sink_ready to go high, as soon as reset is de-asserted (set to 1), ...Show MoreFFT_02.qar6.9 MB
Recent DiscussionsCascaded Avalon Stream Multiplexer in Platform Design does not forward valid data packetsCyclone V CAN triple samplingSolvedR_Tile PCIEAgilex 7 I F-Tile Direct PHY: example TB doesn't workSolvedWhy the Error Response Slave IP cannot work for Agilex 5 SOC FPGA?