Forum Discussion
Deshi_Intel
Regular Contributor
5 years agoHI HPB,
My understanding on the 0ppm difference is both FPGA Etile and external chip/test equipment need to share with same refclk source else it will induce ppm difference that may cause data loopback transfer failure.
Thanks.
Regards,
dlim