Forum Discussion

YBilg's avatar
YBilg
Icon for New Contributor rankNew Contributor
5 years ago

DVI Output from Arria 10 Board

Hello guys, I work on a project that generates a test pattern and display it on a DVI monitor with Arria 10 SoC board. I am using Quartus 18.1. I used HDMI Intel Arria 10 FPGA IP Design Example as a...
BoonT_Intel's avatar
BoonT_Intel
Icon for Frequent Contributor rankFrequent Contributor
5 years ago

Hi @YBilg​

Regardless how the pixel being calculate.

Since you generate the ED, then what is the original hdmi_clk_in frequency that define in the timing analyzer? I generate the ED and I get 300MHz.

BoonT_Intel's avatar
BoonT_Intel
Icon for Frequent Contributor rankFrequent Contributor
5 years ago

We do not receive any response from you to the previous question/reply/answer that I have provided. Please post a response in the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you with your follow-up questions.