Does wr_dma interface of AVMM DMA descriptor controller support pipelined reads from application interface in A10

Hi, We have a use case where we wanted to use the Descriptor controller of A10 AVMM DMA with pipelined accesses on Write DMA Avalon-MM Master port. Actually we need a huge delay to respond with the ...