Forum Discussion
RamaMohan
Occasional Contributor
Occasional ContributorDoes wr_dma interface of AVMM DMA descriptor controller support pipelined reads from application interface in A10
Hi, We have a use case where we wanted to use the Descriptor controller of A10 AVMM DMA with pipelined accesses on Write DMA Avalon-MM Master port. Actually we need a huge delay to respond with the ...
GuaBin_N_Intel
Contributor
ContributorIf you are using the internal descriptor controller of AVMM DMA PCIe IP, I don’t see there is an option to control the delay of descriptor controller, therefore, I afraid that this is not feasible to do this by using the internal descriptor controller.
