BAdam1New Contributor6 years agoDoes the Intel FPGA Avalon I2C (Master) Core issue a STOP after receiving a NACK? If not, how can just a STOP be issued without transmitiing any data.
Isaac_V_IntelContributor6 years agoHi Bill, Did the information works for you to understanding your issue?Best regards,Isaac.
Recent DiscussionsWhy the Error Response Slave IP cannot work for Agilex 5 SOC FPGA?Agilex 7 I F-Tile Direct PHY: example TB doesn't workAbout the System PLL in Agilex 5Agilex 7 F-Tile 200G hard IP de-feature clarificationAgilex7 F-TILE ethernet hard IP 200GSolved