design example of p-tile avalon-mm ip for pcie for stratix 10 for quartus prime 20.1

I have some questions when I run the example design: 1) Table 2 in user guide shows address and bar map for BAR Interpreter. Dose DMA controller always occupy a single BAR even if I set the size of...