DDR3 SDRAM UniPHY larger than expected latency

The UniPHY (v16.1) DDR3 SDRAM controller in my Stratix V design a shows much larger than expected latency. The DDR3 refresh is not user controlled. Largest read latency so far observed is around 185...