Altera_ForumHonored Contributor13 years agoDCFIFO Megafunction simulation problem Hi, I am attempting to use DCFIFO megafunction in my design, but i can't get it running!! The input data to be written to FIFO is (45 bit parallel) streaming video data clocked at 5MHz (...Show More
Altera_ForumHonored Contributor13 years ago --- Quote Start --- how should i make it search altera_mf library?? --- Quote End --- Add this to the vsim command:-L altera_mf
Recent DiscussionsAgilex 7 slew rate reconfigurationSolvedAgilex-7 AXI MCDMA for PCIe hangConstraints not being picked for DCFIFOCan't generate F-Tile Ethernet Hard IP Design ExampleMAX10 TSE reference design