Altera_ForumHonored Contributor13 years agoDCFIFO Megafunction simulation problem Hi, I am attempting to use DCFIFO megafunction in my design, but i can't get it running!! The input data to be written to FIFO is (45 bit parallel) streaming video data clocked at 5MHz (...Show More
Altera_ForumHonored Contributor13 years agoYes, you need to compile fifo_new.v instead of fifo_new_bb.v
Recent DiscussionsJESD204B Multi-Link Implementation with AD9695 ADCs Having Different Lane Counts (L=4 and L=2)Cyclone 10 GX Transceiver Power-Up Calibration Time (~353 ms) Analysis RequestTeransceiver & FPGAF-tile ethernet hard ip in agilex7System ID IP Timestamp Issue