AGofsOccasional Contributor6 years agoCycloneV PLL and PLL reconfig simulation I've generated PLL and PLL_reconfig function with Quartus18.1. The PLL receives 20 MHz and sends out 25 MHz. I want to change the frequency of the outcoming signal from 25 MHz to 50 MHz. I'm new wi...Show More
Recent DiscussionsCascaded Avalon Stream Multiplexer in Platform Design does not forward valid data packetsCyclone V CAN triple samplingSolvedR_Tile PCIEAgilex 7 I F-Tile Direct PHY: example TB doesn't workSolvedWhy the Error Response Slave IP cannot work for Agilex 5 SOC FPGA?