AGofsOccasional Contributor6 years agoCycloneV PLL and PLL reconfig simulation I've generated PLL and PLL_reconfig function with Quartus18.1. The PLL receives 20 MHz and sends out 25 MHz. I want to change the frequency of the outcoming signal from 25 MHz to 50 MHz. I'm new wi...Show More
Recent DiscussionsAgilex 7 slew rate reconfigurationSolvedAgilex-7 AXI MCDMA for PCIe hangConstraints not being picked for DCFIFOCan't generate F-Tile Ethernet Hard IP Design ExampleMAX10 TSE reference design