Forum Discussion

Occasional Contributor

6 years ago

CycloneV PLL and PLL reconfig simulation

I've generated PLL and PLL_reconfig function with Quartus18.1. The PLL receives 20 MHz and sends out 25 MHz. I want to change the frequency of the outcoming signal from 25 MHz to 50 MHz. I'm new wi...

AGofs

Occasional Contributor

6 years ago

Good evening,

I still have a problem with simulation.

When I'm trying to simulate Altera PLL and Altera PLL Reconfig Mega-Function via Native Link I'm getting the following error:

Forum Discussion

CycloneV PLL and PLL reconfig simulation

Recent Discussions

Agilex 7 slew rate reconfiguration

Agilex-7 AXI MCDMA for PCIe hang

Constraints not being picked for DCFIFO

Can't generate F-Tile Ethernet Hard IP Design Example

MAX10 TSE reference design