jrrguzmanOccasional Contributor6 years agoCyclone V: Meeting timing with HMC and DDR3-800? Hi, I'm using a Cyclone V-SE and trying to implement a HMC targetting a DDR3-800. After plugging in all the values from the vendor datasheet and running the whole compilation flow I can't get the de...Show More
KhaiChein_Y_IntelRegular Contributor6 years agoHi,Can you provide the design.qar for investigation?Thanks.
Recent DiscussionsAgilex 7 F-Tile 200G hard IP de-feature clarificationAgilex7 F-TILE ethernet hard IP 200GSolvedStratix 10 fPLL is cascade source mode doesn't lockR_Tile PCIEPCIe bringup in Agilex 5