Forum Discussion

Occasional Contributor

5 years ago

Cyclone V - LPDDR2 problems - Guaranteed read failure

This is an implementation on a bespoke board that compiles/synthesises but fails calibration as indicated by Signal Tap. I have implemented the External Memory Interface Toolkit and really all that...

yoichiK_altera

Contributor

5 years ago

I do not know if this helps ,but there is Hardware Debugging Guidelines in the document if you need additional debugging items.

starting page 565

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/external-memory/emi_plan.pdf

Forum Discussion

Cyclone V - LPDDR2 problems - Guaranteed read failure

Recent Discussions

Agilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wanted

Agilex 7 slew rate reconfiguration

Agilex-7 AXI MCDMA for PCIe hang

Constraints not being picked for DCFIFO

Can't generate F-Tile Ethernet Hard IP Design Example