Rollo_TomasiNew Contributor5 years agoCyclone 10 LP FPGA Triple-Speed Ethernet and Intel On-Board PHY Chip Reference Design Hi, I tried to follow the instructions in the document (Test Case—Avalon-ST Reverse Loopback's section in particulary), but i don't undestand a lot of things. First, are we ok that to be done, t...Show Moreeth_gen_start mod.txt1 KBsource tse_stat_read.tcl results.txt2 KBsource eth_gen_start.tcl results.txt5 KBsource config.tcl results.txt2 KB
Deshi_IntelRegular Contributor5 years agoHI,I am closing this case since I never hear back from you.Thanks.Regards,dlim
Recent DiscussionsConstraints not being picked for DCFIFOCyclone 10 GX IBIS-AMI modelsF-Tile Ethernet Hard IP (100G)Cyclone® 10 GX Avalon®-ST Interface for PCI Express example SimulationAgilex-7 AXI MCDMA for PCIe hang