Altera_Forum
Honored Contributor
10 years agocustom Avalon MM master questions.
Hello All.
I am try make master for write my data to on_chip memory. I am create component, make qsys design. And now have to many i am think simple questions about next step. Guys, please help me understand what assign signals in top level. And exactly i am make all right or no. In generated top-level i am pins for MM master for write data, possible not used pins for write to master or no? And in all cases on-chip memory in my design not initialise if i am run - on-chip memory editor. I am read all what possible and dont understand this. new_component - its top level generated in qsys mem.vhd - similar generated in qsys. Thank you for help and you are time.